Brain-inspired computation promises complex cognitive tasks at biological energy efficiencies. The brain contains 10 4 synapses per neuron. Hence, ultra-low energy, high-density synapses are needed for spiking neural networks (SNN). In this paper, we use tunneling enabled CTF (Charge Trap Flash) stack for ultra-low-energy operation (1F); Further, CTF on an SOI platform and back-to-back connected pn diode and Zener diode (2D) prevent parasitic leakage to preserve energy advantage in array operation. A bulk 100 × 100 CTF operation offers tunable, gradual conductance change (Δ ) i.e. 10 4 levels, which gives 100 × improvement over literature. SPICE simulations of 1F2D synapse shows ultralow energy (≤ 3 fJ/pulse) at 180nm node for long-term potentiation (LTP) and depression (LTD), which is comparable to energy estimate in biological synapses (10 fJ). A record low learning rate (i.e., maximum Δ <1% ofrange) is observed -which is tunable. Excellent reliability (> 10 6 endurance cycles at full conductance swing) is observed. Such a highly energy efficient synapse with tunable learning rate on the CMOS platform is a key enabler for the human-brain-scale systems.
The high-performance computing such as IBM Watson supercomputer is 10 6 × less energy-and 10 3 × less areaefficient than biological neural network [1] . Each biological pre-neuron transmits information to post-neurons through a synapse (Fig. 1a) . There are approximately 10 4 synapses per neuron, which make the synapses the largest component of the neural network. Hence, area density and energy of operation of the synapse are critical determinants of system performance. Recently, instead of large digital circuits to represent analog weights [2] , various nanoscale memristive synapses have been proposed [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] . These memristive devices store the weight as an analog conductance ( ) value to provide excellent areal density improvement [17] . The synapse "learns" by conductance change (Δ ) which depends upon the spike time difference (Δ ) of pre-and post-neurons (Fig. 1b) , known as spike time dependent plasticity (STDP). Long-term potentiation (LTP: Δ > 0) and depression (LTD: Δ < 0) is needed. For memristive synapses, the application of a Δ -dependent pulse voltage ( ) at fixed pulse-width ( ) causes Δ . The Δ per pulse depends upon both the instantaneous conductance and . For varying , Δ increases/decreases with ( Fig. 1c) , which is widely shown [13] [18] . In addition, for fixed applied repeatedly, increases/decreases gradually and then saturates (Fig. 1d) . For fixed , the maximum Δ (i.e., ) occurs initially. Synapses have two key challenges. First, both LTP and LTD Fig. 1 a) A synapse connects a pre-neuron to a post-neuron. b) Synaptic conductance change (ΔG) depends on the spike time difference (Δ ) between post-neuron ( : yellow) and pre-neuron ( : blue) known as Spike Time Dependent Plasticity (STDP). In memristors, write pulses (LTP: blue and LTD: pink) and read pulses (grey) are applied to change . c) changes with the increase is typical memristors behavior. d) change and then saturates when fixed is applied repeatedly. The ΔG occurs initially. This is the critical requirement for SNNs e) An artificial synapse is implemented in a Charge Trap Flash (CTF) enables LTP & LTD by the threshold voltage ( ) shift to replicate the learning rate behavior at fixed gate pulses.
need to be gradual for SNN algorithms in software [19] . In fact, the learning rate, i.e., for repeated maximum needs to be low (<2% of the total range of ) for stable weight evolution in a network during training [20] [21] [27] . In other words, the change in G should saturate after a larger number of identical i.e., in excess of 256 identical pulses for analog-valued datasets like Fischer Iris [22] . Second, low energy operation (especially write-energy) in the analog synapse is a critical challenge for memristors [17] . Presently, nanoscale memristive synapse may not have gradual LTP and LTD. For example, some synapses are binary (e.g., HfO 2 RRAM [23] ). Other synapse has gradual LTP but abrupt LTD (e.g., Phase Change Memory), which requires novel synapse circuit design with enhanced controller complexity [24] [25] . Other memristors (e.g., Mn doped HfO 2 [12] or PCMO RRAM [13] ) have analog LTP and LTD with <100 states. In fact, multiple analog RRAMs in parallel are required to obtain sufficient precision in weight storage to enable software equivalent learning [26] [27] . As an alternative to RRAMs, Flash memory-based synapses have been proposed [28] [29] [30] [31] [32] [33] [34] . The channel hot electron injection (CHI) for programming during LTP [28] [29] [30] uses a large current to inject electrons in the floating gate, resulting in a high energy-loss [35] . NBTI based trap generation in high dielectric MOSFETs is also shown to mimic synaptic activity, but it requires large electrical stressing to prepare the device [31] [32] [33] [34] [35] . Thus, a highly energy efficient, scalable synaptic device with gradual LTP and LTD is still challenging.
In this paper, we propose a synapse based on highly manufacturable Charge Trap Flash (CTF) Memory (1F) device [36] on an SOI platform shown in Fig. 1e 
Charge Trap Flash (CTF) device
To demonstrate synapse by FN tunneling in CTF device, a 100 × 100 CTF capacitor shown in Fig. 1e is fabricated as described in detail earlier [36] . In brief, the device is fabricated on an n-Si substrate with 4 nm thermal SiO 2 as the tunnel oxide, 6 nm LPCVD Si 3 N 4 as the charge trap layer (CTL), and 12 nm MOCVD Al 2 O 3 as the blocking oxide and n+ polysilicon on 300 mm Si substrate by Applied Materials cluster tool. Aluminum is used as the back contact. A self-aligned Boron implant provides a source for minority carriers for fast programming. In this CTF capacitor test vehicle, the bias is applied at the gate, and the source/drain and body are shorted to ground to measure total current. Though the demonstration is based on p-channel based CTF device, the conclusions are valid for n-channel CTF MOSFETs.
Fowler Nordheim (FN) Tunneling based CTF Synapse
The gradual program/erase operation to enable LTP & LTD is performed through FN tunneling, which is an electric field driven current transport to charge/discharge the CTL, which enables low current operation. The detailed physical mechanisms of CTF memory operation is presented elsewhere [37] . However, in brief, when a positive (negative) voltage is applied to the gate ( ) with the body and source/drain grounded, electrons tunnel from (to) the channel through 4 nm tunnel oxide from (to) the CTL to enable threshold voltage shift Δ > 0 i.e., programming, Δ < 0 i.e. erase). The threshold voltage ( ) translates to drain current ( ), which represents synaptic conductance (G) as follows:
where K is proportionality constant [38] . Erasing (Δ < 0) results in LTP (Δ > 0) and programming (Δ > 0) implies the LTD (Δ < 0). Thus, shift translates to conductance change (Δ ) to enable LTP and LTD. Given that has a range from − to − , and we applied = − ; then, ( ) = 1 ) (same LTP and LTD window) occurs within 1000 pulses. As pulse voltage reduces for fixed pulse-width, the shift magnitude reduces. The ( ) after a fixed number of (say 1000) pulses for different pulse bias is plotted in Fig. 2b . The ( ) vs. curves are linearly extrapolated to ( ) = 0, to estimate the threshold of for finite LTP and LTD. For 1000 pulses, the threshold was estimated as 9.8 V at 1 ms pulse width of LTD and -11.5 V at 20 ms pulse width of LTP. The change vs. programming time at fixed programming voltage ( ) is well-documented [41] . The gradual shift with pulse number can be designed alternatively by varying the pulse-width ( ). Fig. 2c shows shift become more gradual with decreasing pulse-width for a fixed pulse amplitude (12.5 V for LTD & -14.5 V for LTP). Experimentally, 10 4 states for LTP and LTD are demonstrated by pulse-width reduction, which is 10 2 × improved than Flash [28] [29] [30] [31] [32] [33] [34] or memristor devices [4] . STDP has been demonstrated on several devices as synapse present in the literature [3] [6] [7] [8] [9] [10] [11] [13] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] . Since the conductance change is non-uniform, the maximum conductance change (|∆ | = | ∆ |) over the synaptic conductance-range ( − ) range should be a reasonable metric. The learning rate should be lower than 1-2% for supervised learning for analog-valued dataset [20] [21] [22] To briefly understand the mechanism behind the observations in Fig. 2 , the shift occurs due to charge storage in the charge trap layer of 3 4 because of the imbalance between (i) the tunnel-in current ( ) through tunnel oxide being higher than the (ii) tunnel-out current ( ) through the blocking oxide i.e. ≫ . As charge is stored, the electric field reduces in the tunnel oxide and increases in blocking oxide simultaneously to reduce the difference between and . Eventually, a steady-state situation occurs when ~ and no further charge storage occurs causing to saturate. Pulse-width reduction limits the time-duration of the net charging current i.e. − (Fig.  2c) . Thus, the rate of shift with pulses can be arbitrary reduced by reducing the pulse-width. Such a simple field dependent mechanism is not available in memristive devices, where usually complex interplay of self-heating based thermal runaway and ionic transport enables abrupt SET process [42] [43] , in contrast to the requirement of gradual conductance changes. Fig. 3 a) Full swing for the window of Range( ) ≈ 1V based endurance of more than 10 6 cycle with low variability i.e., the coefficient of variation ( / ) of 0.9% is demonstrated. It takes 1000 cycles for Range( ) ≈ 1 of LTP and LTD during operation. b) Tunnelling current measured at the gate of the 100 × 100 2 device shows very low current during programming/erasing.
The endurance of more than 10 6 cycle for the window Δ of 1V for the pulse of 12.0 V, 250 ms to -14.0 V, 10 s is shown in Fig. 3a . This endurance is 3 orders higher than high voltage (18 V) endurance presented earlier [36] . Each pulse during the endurance test is 1000× longer than the short single pulses for analog programming to enable large single step Range( ) = 1 as an extreme case. Thus, the 10 6 cycle with large Range( ) ≈ 1 can be equivalent to 10 9 gradual LTP/LTD cycles. Further, the coefficient of variation ( / ) of the states compared to a memory window on 1V is 0.9%, which is extremely low compared to RRAM [12] [13] .
Energy Cost due to Gate Leakage in Flash Synapse
The essential energy loss during FN based programming for LTD and erasing for LTP is the tunneling current through the gate stack. At maximum voltage i.e. 12.5 V for LTP and -14.5 V for LTD, the current is 0.47 nA and 2.34 nA respectively for 100 × 100 2 as shown in Fig. 3b . For scaled device at 180 nm node, the current is in 0.47-2.31 fA range estimated by area scaling of current transport [44] . Based on the pulsewidth, this results in the very low energy dissipation i.e., in 5.64 -646.80 aJ range. This is extremely low, compared to other synapses presented in the literature [45] , and comparable to biological synapses, which use 10 fJ per synaptic events [45] . Thus, LTP and LTD operations enabled by FN tunnelling in a scaled CTF device produce extreme energy efficiency. The number of levels in the proposed synaptic device will be limited by the cycle-to-cycle and device-to-device variability in updates. The experimentally measured cycle-to-cycle (C2C) variability (noise) and device-to-device (D2D) variability were measured to be σ/Range < 0.1%, much smaller than maximum per pulse ( ( )/ = 2%).
CTF Scaling Feasibility:
The scalability of CTF to 180 nm node is key to estimate energy and yet maintain gradual LTP / LTD. First, CTF is highly manufacturable technology in production [44] [46] . Variability in Flash has two sources (i) Cell-to-Cell Interference, which is less than 0.1% at the 90nm node and reduces even further with the inter-cell spacing increase [47] . (ii) Number of electrons per cell is ≈ 10 6 at ( ) =1V at 100nm node, which will be sufficient to ensure low variability, as even a small Δ = 1 is represented by a 1000 electrons. Thus, it is immune to few electron problem of sub-30nm scaled Flash. Thus, relaxed scaling to 180nm node is promising. A total range of 1.0V requires a stored electron density 2 × 10 12 / 2 . A 2% maximum Δ per spike is about 20mV. As charge density is constant, the area scaling reduces number of charges ( ) -which leads to fluctuation as coefficient of variation ( / = 1/√ ). At 200 nm, the 20±4 electrons are stored for the intended 20mV shift i.e. a 22% coefficient of variation ( / ) -which is an estimation of scaling limit for devices. Alternatively, the variability based limit on minimum number of electrons per spike could also limit the minimum timescale for pulse-width.
Flash Synapse Performance in the Array: Minimizing Parasitic Energy Loss
To evaluate whether the extreme energy efficiency of the device translates to similar gains in a network, we present the implementation of the synapse in a crossbar array. This scheme for 2-terminal RRAMs explained in detail earlier [4] is adapted for 3-terminal CTF devices here. The FN tunneling based charge storage in CTF device is the primary process for LTP and LTD. To enable STDP, a pre-neuronal waveform (Fig. 4a  (blue) ) is applied to the gate, and a post neuronal waveform (Fig. 4a (brown) ) is applied on the drain. The superposition of the gate voltage ( ) and the drain voltage ( ) (essentially channel voltage) offset by Δ produces a peak voltage ( ) that depends upon Δ in both polarity and magnitude i.e.
(Δ ) as shown in Fig. 4b . The conductance change is related to shift as Equation (3). As Δ depends upon (Δ ) as shown in Fig 4c, hence, the pre-and postneuronal waveforms cause Δ to change with Δ i.e., Δ (Δ ) to produce STDP. The gate waveform has a positive spike of = 9.8 V and gentle negative voltage variation with peak negative voltage V neg = -3.0 V. Similarly, the drain has a voltage spike V pos =11.5 V with a gentle negative voltage variation with peak negative voltage V neg = -2.7 V. These voltage magnitudes of the individual gate and drain waveforms are selected such that they produce no conductance change on their own i.e., they are below the write/erase threshold in Fig.  2b . However, the superposition of these pulses produces a Δt dependent peak voltage in the range of 9.8 V to 12.5 V for Δt < 0 and -11.5 V to -14.5 V for Δt > 0 as shown in Fig. 4c . The superposition of the gate voltage ( ) and the drain voltage ( ) (essentially channel voltage) offset by Δ produces a peak voltage ( ) that depends upon Δ in both polarity and magnitude i.e.
(Δ ) as shown in Fig. 4c . The Fig. 4d shows the actual dependence of peak voltage ( ) on Δ . When this peak voltage is applied to the CTF synapse, it results in a Δt dependent ΔV T . Since ΔV T implies ΔG we obtain a particular ΔG corresponding to a specific Δt, which is the STDP as shown in Fig. 4e . Here, ΔG is the difference between initial conductance (G i ) before the applied pulse final conductance (G f ) afterwards. We set G i = G min for LTP, while G i = G max for LTD to show the maximum ΔG corresponding to the Δt, which is equivalent to V T shift with V peak as shown in Fig. 2a . Also, ΔG is normalized with respect to range i.e. G max − G min i.e. ΔG = ΔG/(G max − G min ). 
Δ ). c) The peak voltage causes shift i.e. (Δ ), which leads to conductance change Δ (
). d) The actual dependence of peak voltage ( ) on Δ is shown. e) Experimental STDP shows normalized Δ changes with Δ i.e. Δ (Δ ) achieved by applying pre-and post-neuronal waveforms on the CTF synapse. Fig. 5 a) Schematic of p-MOS based Flash synapse (1F) causes high from grounded source and body. Modified synapse where the source is connected to the ground via two diodes (2D) sub-circuit i.e. a standard pn diode (SD) and Zener diode (ZD) in a back-to-back connection to produce the 1F2D configuration. b) The 1F2D synapses in a cross-bar array where the gate is connected to pre-neuron, the drain to post-neuron. c) Biasing scheme during (i) write operations and (ii) read operation. d) Post-neuron voltage waveform is compared to e) the IV characteristics of 2D sub-circuit (dashed) which blocks the current in the source-drain due to post-neuronal voltage waveform. Essentially, the IV characteristics of the SD (purple) and Zener diode (pink). f) Gate pulses and drain dc voltage during reading. g) characteristics show that is limited by 2D sub-circuit which is off prior to Zener breakdown. However, during the read operation, the 2D-subcircuit turns on by Zener breakdown. Thus, the depends upon the of the Flash device.
The essential tunneling current through the gate (G) is extremely small when the body is grounded as shown in Fig.  3b . However, if the body (B) and the source (S) terminals are grounded as in a typical Flash device, then assuming that the channel is on (worst case), the post-neuronal waveform applied on the drain (D) terminal will drive a large, nonessential and undesirable drain current ( ) as shown in Fig.  5a . has two components due to post-neuronal waveform -(i) from grounded source due to a applied to a MOSFET in the on state in the worst-case situation. (ii) the forward bias current flowing from the grounded body. First, to cut off the drain to body junction forward bias leakage, CTF device is fabricated on an SOI substrate to produce a floating body nchannel MOSFET i.e., eliminate the body contact and any resultant leakage. Second, to eliminate the high S-D current due finite , a circuit element is used block current in the range of the drain bias due to the post-neuronal waveform. A simple and highly manufacturable solution of two diodes (2D) i.e., back-to back connected Zener diode with a standard diode is added in series with SOI based CTF as shown in Fig. 5a . This 1F2D synapse is incorporated in a cross-bar network as shown in Fig. 5b . There are two modes of operation, write and read [48] [49] as shown in Fig. 5c . In the write mode during learning, the write occurs by the superposition of gate and drain waveforms. In the read mode during inference, the read occurs when a dc drain bias is applied while the gate is pulsed with a read bias ( , ) when the pre-neuron spikes. When the post-neuronal bias (Fig.  5d) is applied for the write operation, the reverse bias standard diode (SD) blocks the current for positive , while the reverse biased Zener diode (ZD) blocks the current for negative , as shown in Fig 5e. During the read operation, the 2D sub-circuit turns on as the read bias ( , ) exceeds − (Fig. 5f) . Thus, the current is controlled by the Flash memory in series (Fig. 5g) , which is dependent upon the of CTF. The 2D sub-circuit acts like a rectifier with a tunable threshold that depends on Zener breakdown voltage ( − ) to block current and reduce parasitic energy loss during write but enable read when exceeds − . ≫ ) shows the worst case leakage estimate. Adding SOI (1F0D, SOI) reduces the body current. Adding the 2D-subcircuit reduces (1F2D, SOI) reduces source current before Zener breakdown ( < ≈ −6 ). c) − characteristics shows that the depends on after Zener breakdown to enable read operation. d) During the write operation, the 1F2D, SOI synapse produces ≈ 10 11 × reduction in leakage compared to simply the CTF synapse (1F0D) assuming the transistor is on i.e. > (worst case). This provides an ultra-low energy per write waveform of 2.5 fJ per spike, including the parasitic leakage. e) A comparison of this device (CTF) (scaled 180 nm) as synapse with state-of-the-art shows excellent footprint and energy performance. The energy performance competes with biology (10fJ)
To verify the idea, we simulate the 1F2D structure in NG-SPICE as shown in Fig. 6 . While diodes and Flash device IV characteristics (approximated by a TSMC 180 nm node technology transistor model) are well known, we chose a highly manufacturable Zener diode based on 180 nm GLOBALFOUNDRIES (GF) BCDLite CMOS technology with a Zener breakdown voltage, − =− 6.0 . The circuit model of a Zener diode was validated against the experimental IV as shown in fig. 6a . For the write operation, given that the Flash device is turned on ( > ) to represent the worst case, the SOI based CTF device only (1F0D-SOI) has high leakage due to the source to drain current for both positive and negative bias (Fig 6b) . This is minimized by adding the 1F2D sub-circuit to enable the 1F2D (SOI) synapse. In case a bulk CTF device is used along with the 2 diodes, i.e. the 1F2D(bulk) synapse, then, in the positive bias, the drain-body MOSFET has a positive bias leakage if the body is grounded in bulk technology. This is mitigated by adding the Flash device (1F) on SOI technology as shown by the 1F2D (SOI) synapse. However, tunneling current flow primarily in the channel-gate direction is preserved, while other currents are blocked during the write operation. Thus, the 1F2D (SOI) synapse minimizes parasitic currents during the write operation as shown in Fig. 6b . For the read operation, simulated IV characteristics in Fig. 6c shows that 1F2D (SOI) synapse produces dependent for read bias when exceeds − when the gate voltage is above the threshold. The energy estimation during the writing of a 1F2D (SOI) synapse by a post-neuronal waveform at a fixed gate bias is shown in Fig. 6d , where Flash device is turned on. The current in the 1F2D on SOI synapse is reduced by 11 orders of magnitude compared to the 1F0D synapse on bulk Si technology as shown in Fig. 6d . The energy including parasitic is 2.5 fJ, which is a slight enhancement over the 660 aJ of essential energy. Instead of the 2D sub-circuit, there are other possibilities like punch-through diodes [50] that can have designable asymmetry [51] [52] . A CTF device has a layout area of 10 2 , while the standard diode has 4 2 while zener diode has an area of 10 2 to produce a < 30 2 synapse area. The general principles of peripheral circuit-design to supply high operational voltages akin to Flash memories is well-known [53] . Specific circuits needs to be developed to estimate systems level performance.The area vs. energy comparison of 1F2D (SOI) synapse with state-of-the-art shows excellent area and energy performance in Fig. 6e . In fact, it even competes with energy estimates of the biological synapse of 10fJ. Further, the input of synapse is high impedance. Given a spiking rate of 1kHz the impedance for 500nm CTF device is 10 12 Ω which is significantly higher impedance compared to typical 10 6 Ω RRAMs. Hence it should support high fan-out as opposed to 2-terminal devices, which may load the source i.e., pre-neuron and also produces interconnect drop [54] [55] .
Mathematical Model of STDP by Flash Synapse
A modified spike time dependent plasticity rule, which incorporates weight dependent plasticity is used for learning [56] . The CTF flash is modeled for above mention SNN by mapping the time difference (Δ ) between pre, and post synaptic spike ( ) to peak voltage ( ) at the gate terminal by the equation given below:
Where, LTP, LTD is Long-Term Potentiation/Depression and , : time constants for learning. The conductance change across the flash device is modeled using two independent exponentially decaying functions ( ) with a maximum value of 1, accounting for spike time dependent plasticity and weight dependent plasticity respectively given by the equation below:
Where, is initial conductance. The device can undergo LTP or LTD, conductance change in both regimes is treated separately using two different functions (Δ Δ ) given below:
and ∆ are the maximum conductance changes possible in one learning cycle.
Flash synapse based SNN Performance
We demonstrate supervised learning using a spiking neural network with mathematical modeling for a typical analog dataset -Fisher Iris flower classification [22] for CTF. The experimental data from the CTF based synapse is fit using the following equations:
where ∆ = ∆ < 0 and ∆ = ∆ > 0. The fit parameters ( = 0, = 1, ∆ = -0.14, =1.24 and, ∆ = 0.07 , =1.05 ) produce an excellent match as shown in Fig. 7a-b . These synaptic models are incorporated into the network to be compared with ideal synapses described in the literature [44] . In Fig. 7c , learning produces an evolution of weights and consequent increase in classification for different initial weight randomizations (light blue) where the average behavior (black dashed) such that the performance converges with the "ideal" synapse to produce software-equivalent learning. To ensure this, at least 256 levels are needed [7] , which is available for the CTF synapse. The noise in is 22 × smaller than the resolution (i.e. 2% of maximum shift) and about 0.9 × 10 −3 times the range of and thus has no effect on the maximum learning accuracy achieved in the network. 
Benchmarking
Finally, we benchmark our work against the state-ofthe-art artificial synapses present in the literature in table 1. The CTF based synapse consumes very low energy. In fact, it is among the lowest energy possible after SRAM technology, which is volatile and expensive in terms of area (>120 2 ), binary and not amenable to cross-bar implementation. Further, low energy ONWST is based on an organic material flash not compatible with CMOS technology. Area of the CTF based synapse is highly competitive. The timescale is comparable to biology (~1 ms), which can be interesting for some real-time learning applications from natural data -as opposed to accelerated applications in software. This technology is highly manufacturable among CMOS silicon industry. The endurance is more than 10 9 LTP/LTD cycle essential for multiple learning and reading cycle. This technology shows the gradually 10 4 level of learning, which is a record improvement by 2 orders. Thus, the energy of write, CMOS compatibility, technological maturity, gradual and symmetric LTP and LTD, and LTP/LTD cycling reliability are the significant advantages. " Table 1 : Benchmarking with State-of-the-art"
*energy estimated at a scaled 180 nm technology
Conclusion
In summary, we have proposed a synapse based on highly manufacturable Charge Trap Flash Memory on SOI technology. Gradual symmetric LTP and LTD is demonstrated where the number of states is arbitrarily tunable, e.g., shown as 10 1 − 10 4 states by pulse characteristics. STDP is demonstrated by FN tunneling, which enables ultra-low energy dissipation (< 660 aJ) of essential energy. A 1F2D on SOI technology based synapse is presented to leverage the low energy operation in a synaptic array with a slight increase in total energy to 2.5 fJ energy per spike of LTP/LTD. The synaptic unit cell size of 30 2 is highly competitive. The synapse is highly reliable as it is capable of significant LTP/LTD cycles (> 10 6 cycles of 1V) without any degradation. The experimentally measured noise in is 22 × smaller than the resolution (i.e. 2% of maximum shift) and about 0.9 × 10 −3 times the range of . These features compare very favorably against literature benchmarking. The record learning rate of 1-2% -a key specification to learn analog dataset-which is highly challenging for other synapse candidates in literature. An SNN using the CTF based synapse is used to solve a Fisher Iris classification problem with soltware equivalent performance. Such a synaptic array is a key step in enabling large scale neural network to mimic the human brain -including the timescale and energy. 
